H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 12/26 (2006.01) H04J 3/06 (2006.01)
Patent
CA 2159302
A plurality of digital transmission network analyzers are arranged to analyze and compare the appearance of a data packet on the plurality of ports of a network. Each analyzer has its own internal clock for time stamping of data packets in addition to other internal timing purposes. In order to synchronize the time stamping of the packet as it appears to each analyzer at a each different port, the clock outputs of the several analyzers are connected together; and a controlling CPU commands one of the analyzers to supply the master clock to the others. That master analyzer then commands the other analyzers to disable or disconnect their own clocks, thereby all of the analyzers involved in a given test are under timing control of the clock of the master analyzer. Packet headers and time stamps are transmitted between analyzers for comparison, analysis, and reporting to the controlling CPU. This analyzer intercommunication is done over a separate bus that interconnects all of the analyzers and the controlling CPU.
Zhang Jing
Finlayson & Singlehurst
Wandel & Goltermann Technologies Inc.
LandOfFree
Multiport analyzing, time stamp synchronizing and parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiport analyzing, time stamp synchronizing and parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport analyzing, time stamp synchronizing and parallel... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1458778