Multiprocessing interrupt arrangement

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

354/230.82

G06F 9/46 (2006.01) G06F 13/24 (2006.01) G06F 15/17 (2006.01)

Patent

CA 1186802

ABSTRACT MULTIPROCESSING INTERRUPT ARRANGEMENT There is disclosed an interrupt arrangement for use in a multiprocessing system where it is desired to specifically direct interrupts from one processor to any other processor. The arrangement treats the interrupt signal as a data communication between processors. In this regard, common address space is set aside, on a system basis, for interrupt signals. A sending processor (30) first contends for the system bus (105) and then addresses a message to a specific target processor (20). The message is received at the target processor over the regular communiction channel and stored in a FIFO memory (22). Interrupt messages filter through the memory (22) in order of arrival and cause interrupts to occur at the target processor (20). The information at the output of the FIFO memory (22) controls the processing of the interrupt.

416598

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Multiprocessing interrupt arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessing interrupt arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing interrupt arrangement will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1316343

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.