Multiprocessor shared pipeline cache memory

Details Multiprocessor shared pipeline cache memory Multiprocessor shared pipeline cache memory

G - Physics

06

F

354/230.87

G06F 12/08 (2006.01) G06F 9/38 (2006.01)

Patent

CA 1237198

ABSTRACT OF THE DISCLOSURE A cache memory unit is constructed to have a two-stage pipeline shareable by a plurality of sources which include two independently operated central processing units (CPUs). Apparatus included within the cache memory unit operates to allocate alternate time slots to the two CPUs which offset their operations by a pipeline stage. This permits one pipeline stage of the cache memory unit to perform a directory search for one CPU while the other pipeline stage performs a data buffer read for the other CPU. Each CPU is programmed to use less than all of the time slots allocated to it. Thus, the processing units operate conflict-free while pipeline stages are freed up for processing requests from other sources, such as replacement data from main memory or cache updates.

491637

Affiliated with

Also associated with

Rating

Multiprocessor shared pipeline cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor shared pipeline cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor shared pipeline cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1191533