Multiprocessor system architecture

Details Multiprocessor system architecture Multiprocessor system architecture

G - Physics

06

F

354/233

G06F 15/16 (2006.01) G06F 15/167 (2006.01)

Patent

CA 1254663

Abstract A multiprocessor system architecture in which at least two proces- sors are provided each with an autonomous bus and the two busses can be selectively connected to each other to constitute a unique system bus and enabling access to common memory resources connected to an autonomous bus by all the processors. The processor communication takes place through messages stored into "mailboxes" included in the common memory resource and the presence of a message is evidenced by notify/interruption signals generated by a logic unit to which each processor has access to modify and verify its status, using its autonomous bus, without interfering with the operations running on the other autonomous busses and without requiring access to common memory resources and polling operations for verifying the pending status of messages into "mailboxes".

507547

Affiliated with

Also associated with

Rating

Multiprocessor system architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1210831