On chip clock skew control method and apparatus

Details On chip clock skew control method and apparatus On chip clock skew control method and apparatus

H - Electricity

01

L

H01L 23/64 (2006.01) G06F 1/10 (2006.01) H01L 23/498 (2006.01) H01L 23/50 (2006.01) H01L 23/66 (2006.01)

Patent

CA 2126622

ON CHIP CLOCK SKEW CONTROL METHOD AND APPARATUS ABSTRACT OF THE DISCLOSURE A master clock signal, used to operate the clock devices (e.g., flip flops) formed on an integrated circuit chip, includes first and second clock paths. The first clock path is a linear trunk having laterally extending tributaries. The clock trunk is driven, through buffer circuits, at both ends with the master clock, and the internal devices coupled to the tributaries to receive the clock signal. The second path comprises a closed loop formed proximate the periphery of the integrated circuit chip. Clock buffer circuitry receives the master clock signal and apply that master clock signal to two points on the closed loop path. The closed loop path is used to communicate the master clock to only the input/output devices, i.e., those that receive data and/or informational signals from an external source, or those communicate such signals to a destination external to the integrated circuit.

Affiliated with

Also associated with

Rating

On chip clock skew control method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On chip clock skew control method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On chip clock skew control method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1712211