G - Physics – 04 – F
Patent
G - Physics
04
F
58/2
G04F 8/00 (2006.01) G04F 10/04 (2006.01) G07C 3/04 (2006.01)
Patent
CA 1278194
ABSTRACT Disclosed is a circuit for detecting and recording the cumulative time during which an electrical device is operating under load, the device current being at a first predetermined level when the device is on and at or above a second predetermined level when the device is under load. The circuit comprises a device current detection circuit connected in series with the device for receiving current through the device and outputting a voltage proportional to current through the device. An amplifier has an input connected to receive the voltage from the device current detection circuit and has an output connected to an input of a voltage level detector, said voltage level detector having an output connected to one input of a gate and providing an enabling signal to the one gate input when the device current is at least at the second predetermined level. The gate has a second input connected to receive pulses from a source of clock pulses and has an output connected to an input of a counter, the counter having an output connected to a display means.
599682
Marble Allan
Russell Leslie
Marble Allan
Mcisaac Bertram C.
Russell Leslie
Smart & Biggar
LandOfFree
Operational timer circuit for monitoring a motor under load does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Operational timer circuit for monitoring a motor under load, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operational timer circuit for monitoring a motor under load will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1295422