G - Physics – 11 – C
Patent
G - Physics
11
C
328/202, 352/82.
G11C 7/00 (2006.01) H03K 17/16 (2006.01) H03K 19/003 (2006.01)
Patent
CA 1259136
ABSTRACT OF THE DISCLOSURE In an output buffer circuit for a memory including complementarily-connected P-channel and N- channel MOS transistors, a voltage is induced across the lead inductance whenever the load capacitance is charged or discharged through the lead inductance during the switching operation of the buffer circuit. This induced voltage changes the ground level or the supply voltage level, and results in a problem such that data signals read from the memory are distorted. To overcome this problem, one of the two MOS transistors through which an electric charge is charged or discharged is divided into two MOS transistors of a small size, and the data signal is applied to one of the divided MOS transistor directly and to the other thereof through a delay element so that the peak of the induced voltage is lowered without increasing the access time of the memory.
513380
Sato Yoshinori
Watanabe Kazuo
Gowling Lafleur Henderson Llp
Sony Corporation
LandOfFree
Output buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1273722