H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 12/56 (2006.01) G06F 9/48 (2006.01)
Patent
CA 2667163
A packet throttling system is provided for a network head-end device having CPUs and an operating system having interrupt handling code to implement interrupt handlers in one or more of the CPUs for processing interrupts. The packet throttling system comprises a CPU interrupt load examiner, throttling period calculator and interrupt handier terminator. The CPU interrupt load examiner examines, for each of the CPUs, a current CPU interrupt load which is a proportion of a CPU's time that is being spent servicing any interrupt handlers. The throttling period calculator calculates a throttling period for each of the CPUs based on the current CPU interrupt load. The throttling period is a period between permitted packet receptions for the CPU. The interrupt handler terminator terminates a packet reception interrupt handier handling a packet reception interrupt in a receiving CPU if the throttling period of the receiving CPU has not elapsed since the receiving CPU handled a last permitted received packet.
Gowling Lafleur Henderson Llp
Solutioninc Limited
LandOfFree
Packet throttling system and method of throttling packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet throttling system and method of throttling packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet throttling system and method of throttling packet... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1373033