Pager receiver comprising a memory storing a sequence of...

Details Pager receiver comprising a memory storing a sequence of... Pager receiver comprising a memory storing a sequence of...

H - Electricity

04

B

325/93

H04B 1/16 (2006.01) G08B 3/10 (2006.01) G08B 5/22 (2006.01) G08B 29/12 (2006.01) H04Q 7/18 (2006.01)

Patent

CA 1202682

Abstract of the Disclosure: In a pager receiver comprising a display circuit and an ROM, a controller produces a test mode signal indicative of a test mode in which either the display circuit or the ROM is tested. Responsive to the test mode signal, the ROM supplies the display circuit with a succession of display signals which are previously stored therein and representative of all alphanumeric symbols displayed by the display circuit, so as to test the display circuit. Alternatively, all of contents stored in the ROM are successively sent from the ROM to the display circuit in response to the test mode signal on testing the ROM, so as to inspect the contents. The test mode signal may be delivered from a transmitting end to the controller in the form of a radio calling signal or given to the controller by manual operation. The test mode signal may specify more than two sorts of tests.

420180

Affiliated with

Also associated with

Rating

Pager receiver comprising a memory storing a sequence of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pager receiver comprising a memory storing a sequence of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pager receiver comprising a memory storing a sequence of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1219421