H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 29/10 (2006.01) G06F 13/40 (2006.01) H04L 12/40 (2006.01) H04L 12/64 (2006.01)
Patent
CA 2270094
An interface between a parallel backplane bus of a physical layer of a communication device and a higher layer of the device is provided in a manner compatible with a serial bus architecture such as IEEE 1394. The interface includes a parallel backplane physical layer controller having multiple receive data lines for receiving data from the backplane bus, and multiple transmit data lines for transmitting data to the backplane bus. A link layer controller is coupled to the parallel backplane physical layer controller, and communicates with the parallel backplane physical layer controller over a data bus. The parallel backplane physical layer controller can provide an effective data bandwidth which is greater than its operating clock rate. The parallel backplane physical layer controller may also be operative to support communications with the backplane bus using a plurality of different backplane bus widths, such as a single data bit bus width, a two data bit bus width, a four data bit bus width and an eight data bit bus width. The throughput data bandwidth of the interface can therefore be scaled by selecting one of the data bus widths supported by the parallel backplane physical layer controller.
Kim Chang H.
Kraml Mark H.
Kirby Eades Gale Baker
Lucent Technologies Inc.
LandOfFree
Parallel backplane physical layer interface with scalable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel backplane physical layer interface with scalable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel backplane physical layer interface with scalable... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1928481