Parallel microprocessor architecture

Details Parallel microprocessor architecture Parallel microprocessor architecture

G - Physics

06

F

354/233

G06F 15/16 (2006.01) G06F 11/00 (2006.01) G06F 15/80 (2006.01) G11C 29/00 (2006.01)

Patent

CA 2009477

ABSTRACT A multicomputer chip has a common bus and up to ten microcomputers connected in parallel to the common bus via routers contained in the microcomputers. The common bus can be connected to an external bus by means of a router mounted on or off the chip. Any defective computer found during testing can be rendered inactive by assigning it an unused address and, in this way, the remaining computers are unaffected. Instead of providing each multicomputer on a separate chip, a complete wafer may be manufactured so that it contains many of the multicomputers. A hierarchical bus system interconnects the multicomputers so as to permit efficient routing of data between the various computers.

Affiliated with

Also associated with

Rating

Parallel microprocessor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel microprocessor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel microprocessor architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1642435