G - Physics – 06 – K
Patent
G - Physics
06
K
352/10
G06K 5/00 (2006.01) G06F 11/10 (2006.01)
Patent
CA 1175141
ABSTRACT OF THE DISCLOSURE A method and apparatus for detecting errors in the accuracy of multi-bit data words, i.e., a parity method and apparatus, is disclosed. The invention is intended for use in determining the accuracy of multi-bit data words that are being transmitted through a communication channel or are being recorded and reproduced using magnetic recording or other technique. One embodiment of the invention involves examining at least three significant bits in at least three successive words and generating parity bits with predetermined logical states determined by the content of the examined significant bits and combining one of the parity bits with each of the data words for transmission or recording and subsequently examining the data words and parity bits upon receipt and generating an error signal for the data words when one of the parity bits combined with the examined data words has a logical state other than that that would have been transmitted or recorded if determined by the original content of the received data words.
369836
Ampex Corporation
Macrae & Co.
LandOfFree
Parity checking circuitry for use in multi-bit cell pcm... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity checking circuitry for use in multi-bit cell pcm..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity checking circuitry for use in multi-bit cell pcm... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1328877