Pcr timing control in variable bit rate (vbr) transport streams

Details Pcr timing control in variable bit rate (vbr) transport streams Pcr timing control in variable bit rate (vbr) transport streams

H - Electricity

04

L

H04L 12/56 (2006.01) H04L 29/02 (2006.01)

Patent

CA 2475808

In a method for transmitting data in packets in a transport stream the temporal relationship is stored in memory with each of the packets in that a timestamp is attached to each packet that reflects the exact arrival time of a data element of the packet. To accomplish this, a firmware counter called the Receive Timing Register (RTR) is clocked by a local oscillator to generate a Receive Timing Register value at the time the PCR reference bit arrives to create a timestamp that is associated with each packet. The oscillator and firmware register are located on the card that receives the stream. Alternatively stuffing is applied to each packet to control the transmission rate by the length of the sequentially transmitted packets. This can be done at alternating faster and slower rates or can be applied between PCR packets.

Affiliated with

Also associated with

Rating

Pcr timing control in variable bit rate (vbr) transport streams does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pcr timing control in variable bit rate (vbr) transport streams, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pcr timing control in variable bit rate (vbr) transport streams will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1866026