G - Physics – 09 – G
Patent
G - Physics
09
G
354/236.2
G09G 1/16 (2006.01) G06F 3/153 (2006.01) G09G 5/39 (2006.01)
Patent
CA 1237529
- 1 - Abstract of the Disclosure A peripheral apparatus can communicate image data with a memory assembly having n blocks of a standard-type DRAM, whether the DRAM is for a page mode or for a nibble mode type operation. The apparatus comprises a read data processing unit sending the data of a selected one of n pixels read from the DRAM blocks in parallel to an external image/graphics processor. A write data processing unit modifies the image data taken thereinto for writing the modified data into the DRAM blocks. A feedback data processing unit writes the image data now on display into the DRAM blocks after a further desired processing. A display data processing unit sends the data read from the DRAM blocks to a monitor for display and to the external processor for feedback processing, and a control unit furnishing control signals to those processing units in response to instructions from the external processor. The result is apparatus that provides high performance with enhanced functions.
490021
Katoh Takeshi
Kobayashi Yoshiki
Takenaga Hiroshi
Hitachi Ltd.
Kirby Eades Gale Baker
LandOfFree
Peripheral apparatus for image memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Peripheral apparatus for image memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral apparatus for image memories will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1171248