Phase-offset cancellation technique for reducing low...

Details Phase-offset cancellation technique for reducing low... Phase-offset cancellation technique for reducing low...

H - Electricity

03

L

H03L 7/16 (2006.01) H03L 7/089 (2006.01) H04L 7/033 (2006.01)

Patent

CA 2105106

A phase locked loop is comprised of a phase-frequency detector for providing to a charge pump up and down pulse signals having pulse widths proportional to phase differences between a pair of signals applied thereto, apparatus for introducing a relative phase difference between a first clock signal and a second signal to provide the pair of signals, the second signal being synchronized with an output signal of the loop, apparatus for providing a third up or down signal to the charge pump offsetting the effect of the introduced phase difference, and apparatus for obtaining a loop control voltage from the charge pump.

Affiliated with

Also associated with

Rating

Phase-offset cancellation technique for reducing low... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-offset cancellation technique for reducing low..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-offset cancellation technique for reducing low... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1410676