Pll circuit of display monitor

Details Pll circuit of display monitor Pll circuit of display monitor

H - Electricity

03

L

H03L 7/08 (2006.01) G09G 5/18 (2006.01) H03L 7/18 (2006.01)

Patent

CA 2211454

In a PLL circuit used in a display monitor, it is made possible to design a PLL circuit using a VCO of excellent frequency stability. In this PLL circuit, low jitter of display monitor is realized without having to consider variations of oscillation frequency of VCO practically. It solves the problems of effects of variations of oscillation frequency on the cost and productivity. This PLL circuit preliminarily detects the range of frequency divid- ing range of the frequency dividing ratio of the dividing circuit capable of locking the PLL circuit with respect to the input signal with known frequency by frequency detecting means. The detected frequency data is stored in the memory. On the basis of the frequency data, the frequency dividing ratio of the dividing circuit is set. By this setting, even if different input signals are entered, the VCO operates at a frequency near the center of the variable range of the oscillation frequency.

Affiliated with

Also associated with

Rating

Pll circuit of display monitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pll circuit of display monitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pll circuit of display monitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1409379