Plural microcode control memory

Details Plural microcode control memory Plural microcode control memory

G - Physics

06

F

352/40, 354/230.

G06F 9/22 (2006.01) G06F 9/26 (2006.01)

Patent

CA 1139450

Abstract of the Disclosure A microcode control memory having a first memory for receiving initial instructions is shown in combination with at least one additional memory for executing multistep control functions in a computer system. The first memory receives all initial control instructions from an instruc- tion stack and produces the appropriate control output. Simultaneously as part of the initial instruction, a memory select network receives a control bit so that an output select network connected to the output of all memories passes the output from the first memory to the output register. Single step instructions are processed continuously this way. Multistep instructions are performed by using a portion of the output from the first memory to serve as the address selection in one of the other memories. When a multistep instruction is completed, the output select network again selects the output from the first memory for gating to the output register. The memory select network provides a control for the selection of the output of the first or any other memory at the same time that the memory is gener- ating an output from an input address.

360052

Affiliated with

Also associated with

Rating

Plural microcode control memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plural microcode control memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plural microcode control memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-21897