H - Electricity – 01 – L
Patent
H - Electricity
01
L
H01L 27/02 (2006.01) H01L 21/82 (2006.01) H01L 21/98 (2006.01) H01L 23/50 (2006.01) H01L 25/065 (2006.01)
Patent
CA 2118994
ABSTRACT OF THE DISCLOSURE POLYIMIDE-INSULATED CUBE PACKAGE OF STACKED SEMICONDUCTOR DEVICE CHIPS A cube package of stacked silicon semiconductor chips. To accommodate cube packaging, a metal transfer layer is added over the passivated chip face to bring all of the surface electrical contacts to a common chip edge. The metal transfer layer is insulated from the chip face and from the adjacent chip in the stack by polymer layers having a low dielectric constant, and a thermal expansion coefficient matching that of the stacked chips. An adhesive polymer layer is added to strengthen the bond between the first polymer layers and the adjacent chip in the stack, by deposition of the adhesive layer and partial cure at the wafer level, and then full cure when the chips are stacked together to form the cube.
Bertin Claude L.
Farrar Paul A. SR.
Howell Wayne J.
Miller Christopher P.
Perlman David J.
International Business Machines Corporation
Saunders Raymond H.
LandOfFree
Polyimide-insulated cube package of stacked semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polyimide-insulated cube package of stacked semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polyimide-insulated cube package of stacked semiconductor... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1627802