H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/128
H01L 21/28 (2006.01) H01L 21/033 (2006.01) H01L 21/336 (2006.01) H01L 21/60 (2006.01) H01L 29/78 (2006.01)
Patent
CA 1294061
ABSTRACT In a method for fabricating an MOS structure, in accordance with one embodiment, a layer of material that serves as an etching stop during the side wall spacer etch, is inserted between the silicon substrate and the side wall spacer. In another embodiment of the invention, after establishing differential layer thicknesses on the source/drain surface, the side wall spacer is completely removed and light and heavy ion implantation steps are performed sequentially with one single lithographic step. In a further embodiment of the invention, after the self-aligned silicide is formed, the side wall spacer is removed, and light and heavy ion implantation steps are sequentially performed.
587457
Hoffman David H.
Ma Di
Smart & Biggar
Standard Microsystems Corporation
LandOfFree
Process for fabricating self-aligned silicide lightly doped... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating self-aligned silicide lightly doped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating self-aligned silicide lightly doped... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1268865