Programmable clock rate generator

Details Programmable clock rate generator Programmable clock rate generator

G - Physics

04

G

328/98

G04G 3/02 (2006.01) H03K 23/66 (2006.01)

Patent

CA 1180060

ABSTRACT A clock rate generator is described which can be programmed to provide an output clock that is N/M times the rate of a standard clock where N and M are integers. The generator comprises a counter, a programmable memory, reset logic and a clocking control. A standard clock is applied to the counter so that the counter is advanced by one for each clock bit. The output of the counter is connected to the input lines of the programmable memory where a pattern of binary ones and zeros are stored. The output of the programmable memory is applied to the clocking control to combine successive bits of the same polarity. The divisor M is determined by the number of standard clock counts between successive resets of the counter. The multiplier N is determined by the number of output cycles from the clocking control between successive resets of the counter.

393875

Affiliated with

Also associated with

Rating

Programmable clock rate generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable clock rate generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable clock rate generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1260500