G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/26 (2006.01)
Patent
CA 2072720
-21- ABSTRACT A programmable, multi-level interrupt priority encoder which fields interrupts from connected devices, e.g., DMA engine, scanner, and timer, and signals an interrupt value, or priority level, associated with that device. These levels, which may range from zero to seven or more, depending upon the system with which it is applied, are used by the CPU to determine which of the plural interrupting devices to service. Using the encoder of the invention, multiple devices can be set at the same priority level.
Lamb Joseph M.
Riches Mckenzie & Herbert Llp
Stratus Computer Inc.
LandOfFree
Programmable interrupt priority encoder method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable interrupt priority encoder method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interrupt priority encoder method and apparatus will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1946294