Pulse clock/signal delay apparatus and method

Details Pulse clock/signal delay apparatus and method Pulse clock/signal delay apparatus and method

H - Electricity

03

K

H03K 5/13 (2006.01) G06F 1/10 (2006.01) H03K 5/15 (2006.01)

Patent

CA 2365105

A Pulse Clock Delay (PCD) apparatus (208) includes a selectable plurality (Nd) of series-connected pulse transition delay units (209) from a total plurality (Nmax) of such units. Each unit provides an incremental transition delay interval .DELTA.~t?. The PCD may be connected to a first intermediate proximal node (nla) and an adjacent electrically isolated second intermediate node (nlb) where the first and second intermediate nodes are in a shorter (215a, 215b) of two signal paths having respective proximal and spaced apart distal ends (212, 216) in an electrical network. Control means (205), responsive to the difference in electrical length between the two signal paths (214, 215), configures the switchable selection means to select a particular number of delay segments such that the propagation of a first edge transition (102) through the series combination of the shorter first path (215a, 215b) and the delay segment (208) is delayed sufficiently to arrive at the second path distal end (216) within +/-.DELTA.~t? of the time of arrival of the first edge transition propagating through the second path. Multiple PCD~s? may be distributed on a PCB to compensate delay differences for multiple pairs of unequal length bifurcated clock/signal lines.

L'invention concerne un dispositif de retard d'horloge ~ impulsion (PCD) (208) comprenant plusieurs (Nd) circuits de retard de transition d'impulsion mont~s en s~rie (209), s~lectionn~s parmi un nombre total (Nmax) de circuits de ce type. Chaque circuit g~n­re un intervalle de retard de transition incr~mentiel .DELTA.´t?. Le PCD peut Útre connect~ ~ un premier noeud proximal interm~diaire (nla) et ~ un second noeud interm~diaire adjacent (nlb) ~lectriquement isol~. Le premier et le second noeud interm~diaire se situent dans le plus court (215a, 215b) des deux parcours du signal, poss~dant des extr~mit~s proximales et distales s~par~es correspondantes (212, 216) dans un r~seau ~lectrique. Des organes de commande (205), r~pondant ~ la diff~rence de longueur ~lectrique entre les deux parcours du signal (214, 215), servent ~ configurer les organes de s~lection commutables afin de s~lectionner un nombre particulier de segments de retard, de mani­re que la propagation d'une premi­re transition de contour (102) dans la combinaison en s~rie du premier parcours le plus court (215a, 215b) et dans le segment de retard (208) soit suffisamment retard~e pour arriver ~ l'extr~mit~ distale (216) du second parcours dans +/-.DELTA.´t? par rapport ~ l'heure d'arriv~e de la premi­re transition de contour se propageant dans le second parcours. De multiples PCDs peuvent Útre distribu~s sur une carte ~ circuit imprim~ pour compenser les ~carts de retard de multiples paires de lignes d'horloge/de signal bifurqu~es de longueur in~gale.

Affiliated with

Also associated with

Rating

Pulse clock/signal delay apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pulse clock/signal delay apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse clock/signal delay apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2031366