Ram address enable circuit

Details Ram address enable circuit Ram address enable circuit

G - Physics

06

F

354/241

G06F 13/06 (1980.01)

Patent

CA 1109969

Abstract A pulse generating circuit is coupled to an address decoder to provide an address enable signal to the address decoder. An input pulse is provided to the pulse generating circuit and the output of the pulse generating circuit is coupled to the address decoder. The output of the pulse generating circuit keeps the address decoder enabled until the trailing edge of the input pulse. Internal to the pulse generating circuit the input pulse is connected to a delay. The output of the delay is connected to a first NOR gate. Another input of the first NOR gate receives the input pulse. The output of the first NOR gate in connected to a second NOR gate. Another input of the second NOR gate also receives the input pulse. The output of the second NOR gate is the output of the pulse generating circuit which is coupled to the address decoder. The pulse generating circuit provides a momentary output pulse at the trailing edge of the input pulse to momentarily inhibit the address decoder.

324670

Affiliated with

Also associated with

Rating

Ram address enable circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ram address enable circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ram address enable circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2316