G - Physics – 11 – C
Patent
G - Physics
11
C
G11C 11/4193 (2006.01) G11C 11/401 (2006.01)
Patent
CA 2379593
A row addressing circuit for DRAM memory is disclosed. Additional address or mode bits are used to dynamically select between long page and short page access modes, and to dynamically select between single cell per bit and dual, or two cell per bit modes in each memory bank within a memory block. In the short page access mode, only one wordline in a memory block is activated. In the long page access mode, two wordlines in the memory block are activated for accessing twice the number of bits as in short page access mode. In the single cell per bit mode, one bit of data is stored in one DRAM cell. In the two cell per bit mode, the row addressing circuit simultaneously activates two wordlines in a bank of the memory block to access one DRAM cell connected to each bitline of a pair of complementary bitlines for writing and reading complementary data. The row addressing circuit can combine the different access modes for system design flexibility.
Kowalczyk Dariusz
Kurjanowicz Wlodek
Popoff Greg
Wiatrowski Jacek
Atmos Corporation
Borden Ladner Gervais Llp
LandOfFree
Ram having dynamically switchable access modes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ram having dynamically switchable access modes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ram having dynamically switchable access modes will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1759293