H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/146, 328/186
H01L 23/50 (2006.01) H01L 23/495 (2006.01) H01L 23/64 (2006.01) H03K 19/003 (2006.01)
Patent
CA 1320994
ABSTRACT To reduce the effect of on-chip power rail perturbation on integrated circuit performance, a lead configuration is provided having two or more leads originating at a single terminal, e.g. a pin. While merged near the pin in a common segment, the leads connect on the integrated circuit chip to respective isolated internal rails of the same type serving respective device stages. Preferably, the inductance of the common segment is minimized. In accordance with the invention, an octal registered transceiver is provided with isolated Vcc and ground rails for the latch and output buffers. The lead configuration described above is used for both Vcc and ground. Several circuits are improved to optimize performance of the device, including a DC Miller killer circuit. Also in accordance with the invention, the paddle of a PDIP leadframe is supported by tiebars that extend to the dambars at the sides of the leadframe. An additional lead is obtained from a conductive element originating near the paddle and supported by one of the two lead frame rails.
540803
Fraser Dana
Gray Jerry
Hannington Geoff
Keown Susan M.
Mathieu Gaetan L.
Fairchild Semiconductor Corporation
Fraser Dana
Gray Jerry
Hannington Geoff
Keown Susan M.
LandOfFree
Reduction in power rail perturbation and in the effect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction in power rail perturbation and in the effect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction in power rail perturbation and in the effect... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1202808