Row selection circuits for memory circuits

Details Row selection circuits for memory circuits Row selection circuits for memory circuits

G - Physics

06

F

354/239, 352/82

G06F 13/00 (2006.01) G06F 12/06 (2006.01) G11C 11/407 (2006.01)

Patent

CA 1145856

ABSTRACT OF THE DISCLOSURE A memory subsystem includes a memory board comprising of a number of memory chips positioned at a corresponding number of physical row locations. The memory chips are one of two types selected to provide a predetermined memory capacity. The board further includes a number of decoder circuits connected to generate a corresponding number of sets of chip select signals in response to address signals applied thereto. These signals are applied through corresponding sets of logic circuits for application to the memory chips of each row. Additionally, logic gating circuits logically combine predetermined chip select signals for generating additional chip select signals. These additional chip select signals are applied through switches, the outputs of which are applied to predetermined ones of the sets of logic circuits. When the switches are positioned in a predetermined manner, the additional chip select signals are directed to only pre- determined ones of the physical row locations via the sets of logic circuits. In this case, only the predetermined row locations are populated with one of the types of memory chips of much larger capacity. This provides the same predetermined memory capacity that is provided when all of the physical row locations are populated with the other type of memory chips of smaller capacity making possible reductions in manufacturing costs.

350938

Affiliated with

Also associated with

Rating

Row selection circuits for memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row selection circuits for memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row selection circuits for memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-192368