Sample-and-hold circuits

Details Sample-and-hold circuits Sample-and-hold circuits

G - Physics

11

C

328/171

G11C 27/02 (2006.01)

Patent

CA 1215141

- 9 - ABSTRACT IMPROVEMENTS IN OR RELATING TO SAMPLE-AND-HOLD CIRCUITS. A sample-and-hold circuit (10) includes a correction capacitor, (CC), a coupling capacitor (CCC), and a primary holding capacitor (CH) connected serially between two ground points. The common node of the coupling capacitor and the holding capacitor is a held signal node (12). The common node of the coupling capacitor (CCC) and the correction capacitor (CC) is a correction voltage node (20). The circuit output is from the signal node (12) through a buffer (14) and a stage selecting switch (SF). The output is fed back to an operational amplifier (18) whose output is connected to the correction node (20) through a correction sampling switch (SC). A switched (SA) feedback loop connects the output of the amplifier 18 to the inverting input port. The primary signal input (IN) is to the signal node (12) through a primary sampling switch (SS). The noninverting input (+) of the amplifier (26) is connected to the output of a buffer (22). The input of the buffer (22) receives the input signal through an input switch (SI) and is also connected to an input capacitor (CI), which has its other side grounded.

464146

Affiliated with

Also associated with

Rating

Sample-and-hold circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample-and-hold circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample-and-hold circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1170392