Self-aligned cmos process for bulk silicon and insulating...

C - Chemistry – Metallurgy – 30 – B

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

356/128

C30B 35/00 (2006.01) H01L 21/72 (1980.01)

Patent

CA 1057415

ABSTRACT OF THE DISCLOSURE The method for fabrication of a self-aligned gate CMOS structure which employs no additional masking steps as compared to the standard CMOS fabrication process, this improved process providing the advantages of self-alignment between the N+ and P+ source and drain diffusions with respect to their gate regions, and metal contact openings which do not overlap the edges of the P+ or N+ source and drain regions. The self-aligning gate region is defined by a silicon nitride gate layer. Several embodiments of the novel process are described.

317206

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Self-aligned cmos process for bulk silicon and insulating... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned cmos process for bulk silicon and insulating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned cmos process for bulk silicon and insulating... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-372506

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.