H - Electricity – 03 – K
Patent
H - Electricity
03
K
328/127
H03K 19/177 (2006.01)
Patent
CA 1257343
A programmable logic array includes a decoder section and an encoder section connected by a plurality of minterm conductors. The decoder section receives a plurality of input signals and in response selects appropriate ones of the minterm conductors. The selection of the minterm con- ductors enable the encoder selection to transmit a plurality of output signal on respective output conductors. The decoder and encoder sections include a plurality of stages, each controlling a minterm conductor and output conductor in response to the input signals and the selection of the minterm conductor. The stages include control transistors that are connected between a node, to which the respective minterm and output conductors are connected, and switches which enable and disable the control transistors. The nodes are initially precharged while the switches disable the respective transistors. After precharge, the switches enable the transistors in the decoder and encoder section respectively. A self timing circuit controls the switches to ensure that the switches are correctly timed.
540919
Patel Jash
Rose Robert C.
Digital Equipment Corporation
Smart & Biggar
LandOfFree
Self-timed programmable logic array with pre-charge circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-timed programmable logic array with pre-charge circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed programmable logic array with pre-charge circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1321189