H - Electricity – 01 – L
Patent
H - Electricity
01
L
H01L 29/861 (2006.01) H01L 21/308 (2006.01) H01L 21/329 (2006.01) H01L 29/04 (2006.01) H01L 29/06 (2006.01) H01L 29/872 (2006.01)
Patent
CA 2146912
A semiconductor device comprises a monocrystalline silicon wafer having a major surface lying in the <100> crystal plane. Disposed on the surface is a mesa having a generally square cross-section with generally rounded corners. The mesa has four main side walls each having a slope of around 45 degrees with respect to the base plane of the mesa, and the horizontal edges of the main side walls are disposed at an angle of at least around 12 degrees to the <111> directions on the wafer surface. The corners of the mesa each comprises a number of surfaces also having slopes of around 45 degrees and one surface having a slope of around 54 degrees. A high-low (N+ N? or P+ P?) junction is disposed within the mesa and makes a continuous line intercept with the mesa side walls around the entire periphery of the mesa. Except for exceptionally small deviations of no great significance, the high-low junction intercept is at a constant height location entirely around the mesa periphery. The mesa is formed by anisotropic etching using a mask having main sides disposed at an angle of at least around 12 degrees to the <111> directions and rounded corners.
General Semiconductor Inc.
Smart & Biggar
LandOfFree
Semiconductor devices having a mesa structure and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices having a mesa structure and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices having a mesa structure and method of... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1367718