G - Physics – 11 – C
Patent
G - Physics
11
C
352/81
G11C 11/34 (2006.01) G11C 5/06 (2006.01) G11C 11/408 (2006.01) G11C 11/4096 (2006.01) G11C 11/4097 (2006.01)
Patent
CA 1199724
- 1 - Abstract A semiconductor memory has a structure wherein each of data lines intersecting word lines is divided into a plurality of sub lines in its lengthwise direction. Memory cells are arranged at the points of intersection between the divided sub lines and the word lines. Common input/output lines are disposed in common to a plurality of such sub lines. The common input/output lines and the plurality of sub lines are respectively connected by switching elements, and the switching elements are connected to a decoder through control lines and are selectively driven by control signals generated from the decoder. The arrangement provides a semiconductor memory having large storage capacity and high packaging density combined with a high signal to noise ratio and high reliability.
404001
Hori Ryoichi
Itoh Kiyoo
Hitachi Ltd.
Kirby Eades Gale Baker
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1171095