G - Physics – 11 – C
Patent
G - Physics
11
C
352/41, 352/81.1
G11C 11/36 (2006.01) G11C 5/02 (2006.01) G11C 7/12 (2006.01) G11C 8/02 (2006.01) G11C 8/06 (2006.01) G11C 8/10 (2006.01)
Patent
CA 1219369
ABSTRACT An electronic device is provided which includes first and second memory arrays, each capable of storing data at locations therein, and an address decoder positioned between the first and second memory arrays for decoding address signals input thereto and corresponding to the locations. The address decoder is advantageously configured as a set of ISL gates or MESFET logic gates. If is further advantageous to form the memory arrays of Schottky diodes which, when employed with the ISL configura- tion for an address decoder, utilizes the same Schottky diode in the memory arrays as are utilized in the ISL gates. A further refinement provides a precharged circuit for each bit line.
458574
Roberts Peter C.t.
Vu Tho T.
Honeywell Inc.
Smart & Biggar
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1226742