Semiconductor memory asynchronous pipeline

Details Semiconductor memory asynchronous pipeline Semiconductor memory asynchronous pipeline

G - Physics

11

C

G11C 11/401 (2006.01) G11C 7/10 (2006.01)

Patent

CA 2233789

An asynchronously pipelined SDRAM has separate pipeline stages that are controlled by asynchronous signals. Rather than using a clock signal to synchronize data at each stage, an asynchronous signal is used to latch data at every stage. The asynchronous control signals are generated within the chip and are optimized to the different latency stages. Longer latency stages require larger delays elements, while shorter latency states require shorter delay elements. The data is synchronized to the clock at the end of the read data path before being read out of the chip. Because the data has been latched at each pipeline stage, it suffers from less skew than would be seen in a conventional wave pipeline architecture. Furthermore, since the stages are independent of the system clock, the read data path can be run at any CAS latency as long as the re-synchronizing output is built to support it.

Affiliated with

Also associated with

Rating

Semiconductor memory asynchronous pipeline does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory asynchronous pipeline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory asynchronous pipeline will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1977628