Semiconductor memory for secure data storage

Details Semiconductor memory for secure data storage Semiconductor memory for secure data storage

G - Physics

11

C

G11C 11/00 (2006.01) G11C 11/34 (2006.01) G11C 16/22 (2006.01) G11C 16/28 (2006.01)

Patent

CA 2261785

A memory device includes a memory cell (102) whose data state is sensed by a sense amplifier (100). A balance amplifier (200) having the same construction as the sense amplifier is utilized to sense a balance cell (202) having the same construction as the memory cell. The balance cell is maintained in a erased (conductive) state. The balance cell is gated by the output of the sense amplifier. Such a device operates in a way to consume the same amount of power regardless of the data state of the memory cell. In one embodiment of the invention, a memory device consisting of a memory array includes a balance circuit associated with each of the sense amplifiers in the memory device. In another embodiment of the invention, a trim circuit (208) is used to adjust the conductivity of the balance circuit. This allows the balance circuit to be fine tuned during manufacture to compensate for process variations, thus allowing the balance circuit to be matched to the memory cells.

La présente invention concerne un dispositif de mémoire comprenant une cellule mémoire (102) dont l'état des données est lu par un amplificateur de lecture (100). Un amplificateur de compensation (200) de même construction que l'amplificateur de lecture assure la lecture d'une cellule de compensation (202) de même construction que la cellule de mémoire. Cette cellule de compensation, qui est maintenue à l'état effacé (conducteur), est commandée par la sortie de l'amplificateur de lecture. Un tel dispositif est capable de fonctionner de façon à toujours consommer la même quantité d'énergie, quel que soit l'état de la cellule de mémoire. Selon une réalisation de l'invention, le dispositif de mémoire est constitué d'une matrice mémoire comportant un circuit de compensation pour chacun de ses amplificateurs de lecture. Selon une autre réalisation de l'invention, on utilise un circuit d'ajustage (208) pour corriger la conductivité du circuit de compensation. Cela permet d'obtenir un accord fin du circuit de compensation pendant la fabrication, de façon à corriger les écarts imputables au traitement, ce qui permet d'adapter parfaitement le circuit de compensation aux cellules mémoire.

Affiliated with

Also associated with

Rating

Semiconductor memory for secure data storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory for secure data storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory for secure data storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2024186