G - Physics – 11 – C
Patent
G - Physics
11
C
354/241
G11C 8/00 (2006.01) G06F 12/04 (2006.01) G11C 8/04 (2006.01) G11C 11/4063 (2006.01)
Patent
CA 1183963
ABSTRACT OF THE DISCLOSURE A memory subsystem which couples to a multiword bus for processing memory requests received therefrom includes at least a pair of independently addressable dynamic memory module units. Each memory unit includes a number of rows of random access memory (RAM) chips. the subsystem further includes an adder circuit, a pair of tristate operated address register circuits and timing circuits. The address circuits include a pair of tristate operated address registers which couple to the bus and to the set of address lines to each memory unit. In response to a memory request, the registers store row and column address portions of a chip address of the memory request. A multibit adder circuit which couples to the bus is connected to increment by one the low order column address portion when the least significant address bit of the memory request indicates a subboundary address condition thereby enabling access to a pair of sequential word locations. Whenever a memory request specifies an address which cannot access a double word, boundary circuits upon detecting the condition cause the timing circuits to generate only timing signals necessary for accessing the first word location.
411007
Johnson Robert B.
Nibby Chester M. Jr.
Salas Edward R.
Honeywell Information Systems Inc.
Smart & Biggar
LandOfFree
Sequential word aligned addressing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential word aligned addressing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential word aligned addressing apparatus will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1240338