Single circuit for detecting a frame synchronization pattern...

Details Single circuit for detecting a frame synchronization pattern... Single circuit for detecting a frame synchronization pattern...

H - Electricity

04

L

340/205

H04L 7/04 (2006.01) H04J 3/06 (2006.01)

Patent

CA 2037289

A single circuit for detecting a synchronization pattern in a serial data stream. Subsequent to detecting the synchronization pattern, the single circuit generates the control signals for converting the serial data to a parallel format and loading the parallel data into a first-in-first-out (FIFO) memory. The single circuit includes a controller arranged to receive the serial data stream. A counter is connected to the controller. When the counter is detecting the synchronization pattern and the synchronization pattern is being received, the counter is incremented. Absent the synchronization pattern being received, the counter is reset to a predetermined starting point. Subsequent to detecting the synchronization pattern, the counter generates a load signal. The single circuit further includes a pulse generator arranged to receive the load signal from the counter and generate a pulse of duration equal to a bit period of the serial data stream. An indicator is provided which generates an in-synch signal after the counter detects the synchronization pattern.

Affiliated with

Also associated with

Rating

Single circuit for detecting a frame synchronization pattern... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single circuit for detecting a frame synchronization pattern..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single circuit for detecting a frame synchronization pattern... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1922991