Single clock reference for compressed domain processing...

Details Single clock reference for compressed domain processing... Single clock reference for compressed domain processing...

H - Electricity

04

L

H04L 12/56 (2006.01) H04J 3/07 (2006.01) H04N 7/60 (2006.01)

Patent

CA 2415292

A system and method for generating a transport packet stream having an output formatted as an ASI group having a plurality of short and long ASI packets in a fixed sequence (2093), (2094). The short and long ASI packets each have an associated transport packet and a fixed number of special idle characters (1905), (1906) and the transport packets are dispersed among the special idle characters.

Cette invention concerne un système et un procédé permet de générer un flux de paquets formatés à la sortie en groupe à interface sérielle asynchrone (ASI) comportant une pluralité de paquets ASI courts et longs selon une séquence fixe. Les paquets ASI longs et courts sont assortis chacun d'un paquet de transport et d'un nombre fixe de caractères </= blancs >/= , les paquets de transport étant intercalés parmi les caractères blancs.

Affiliated with

Also associated with

Rating

Single clock reference for compressed domain processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single clock reference for compressed domain processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single clock reference for compressed domain processing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1694404