Single transistor, single capacitor mos random access memory

Details Single transistor, single capacitor mos random access memory Single transistor, single capacitor mos random access memory

G - Physics

11

C

352/82.1

G11C 11/24 (2006.01) G11C 11/404 (2006.01) G11C 11/4074 (2006.01) G11C 11/409 (2006.01) G11C 11/4094 (2006.01)

Patent

CA 1194234

13 ABSTRACT: "Single transistor, single capacitor MOS Random Access Memory" In a memory cell array of the kind including a memory cell capacitor and a memory cell transistor connected in series between a field plate line and a bit line, both the field plate line and bit line are precharged to the same potential level. The field plate line is connected to one input of a sense amplifier and the bit line is connected to the other input. The charge and discharge of the memory cell capacitor causes equal and opposite voltage changes on the field plate line and bit line. With respect to prior art the cell signal is increased by the amount of signal on the field plate line and when sensed against a reference signal which is about one-half the amount of the cell signal, the sensed signal is about twice that obtainable in the prior art.

423803

Affiliated with

Also associated with

Rating

Single transistor, single capacitor mos random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single transistor, single capacitor mos random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single transistor, single capacitor mos random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1338483