H - Electricity – 03 – L
Patent
H - Electricity
03
L
354/231, 328/89
H03L 7/00 (2006.01) H03K 5/15 (2006.01)
Patent
CA 1257341
ABSTRACT An apparatus and method are described for generating a plurality of clock edges from a reference clock signal. The clock edges which are generated are locked in phase with the reference clock signal. The edges may be at any integral or non- integral multiple of the reference clock frequency.
515562
Avago Technologies General Ip (singapore) Pte. Ltd.
Sim & Mcburney
LandOfFree
Split phase loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Split phase loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split phase loop will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1256111