G - Physics – 11 – B
Patent
G - Physics
11
B
352/19
G11B 27/00 (2006.01) G11B 20/14 (2006.01) H03M 7/40 (2006.01)
Patent
CA 1102916
SYNC PATTERN ENCODING SYSTEM FOR RUN-LENGTH LIMITED CODES Abstract of the Disclosure A system which employs a parallel to serial converter and a serial shift register encoder for encoding a multibyte sync pattern in a fixed rate variable word length run-length limited code wherein less than a single character of data is supplied to the encoder from the parallel to serial converter to encode the multibyte sync pattern. The system provides for feeding a first portion of the encoded sync pattern back to the encoder through a serial decoder which provides a serial bit stream that is identical to the initial pattern pro- vided to the encoder. Suitable control circuitry is employed to control the phasing of the end of the initial bit stream and the beginning of the decoded bit stream fed back to the encoder. Once the feedback path is established, the total length of the encoded sync pattern is independent of the single character initially supplied to the encoder.
307330
Beckenhauer Robert L.
Schaeuble Werner J.
International Business Machines Corporation
Kerr Alexander
LandOfFree
Sync pattern encoding system for run-length limited codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sync pattern encoding system for run-length limited codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sync pattern encoding system for run-length limited codes will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-698423