Synchronising arrangement

Details Synchronising arrangement Synchronising arrangement

H - Electricity

04

J

363/17

H04J 3/06 (2006.01) H04L 5/22 (2006.01) H04L 7/033 (2006.01) H04L 7/04 (2006.01)

Patent

CA 1200934

A SYNCHRONISING ARRANGEMENT: Fig. 1 ABSTRACT: A t.d.m. signal of a high order with a block-form frame code word is distributed between a plurality (four) of channels in a demultiplexer and is supplied to inputs ( 1 to 4) of the synchronis- ing arrangement. A data transmission section of the synchronising arrangement contains stores (5,6,8) and a channel distributor (7). The channel distributor (7) is controlled by means of the first store (5) via a control section comprising a decoder (13), stores (14,15), and a coder (16). A logic-linking arrangement (17) and a frame counter (18) permit resynchronisation only when the frame code word has failed to appear four times. The synchronising arrangement facilitates high-speed synchronisation at bit rates of 140 Mbit/s and 565 Mbit/s, and also permits integrated circuit construction in ECL technology.

434322

Affiliated with

Also associated with

Rating

Synchronising arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronising arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronising arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1235722