H - Electricity – 03 – D
Patent
H - Electricity
03
D
329/3
H03D 3/18 (2006.01) H04L 27/227 (2006.01) H04L 27/233 (2006.01) H04L 27/00 (2006.01)
Patent
CA 1231759
Abstract Circuitry for decoding differential phase shift keyed signals utilizes a counter, having a capacity selected such that in an integration interval having a duration equivalent to one-half the period of a reconstructed carrier, a full count and resultant rollover identifies a decision threshold for information descriptive of the received signal. At the conclusion of the integration interval, the contents of the counter represent half a full count thereof for no phase error in the reconstructed carrier. Phase error in the carrier is determined during a subsequent interval by counting up of the same counter to achieve a reset condition thereof. The counter is counted up until occurrence of a rollover signal, which signal is used to prevent passage of any further pulses to the counter and to maintain the counter in an all zero state. At the input, a hard limited version of the modulated signal is provided to an EXCLUSIVE OR gate together with the reconstructed carrier in order to provide decoding intervals for counting of clock pulses by the counter during the preset integration intervals.
463970
Cressey John R.
Meneely Dennis R.
Cressey John R.
G. Ronald Bell & Associates
Meneely Dennis R.
LandOfFree
Synchronous digital demodulator with carrier error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous digital demodulator with carrier error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous digital demodulator with carrier error correction will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1197471