G - Physics – 06 – T
Patent
G - Physics
06
T
354/46
G06T 15/50 (2006.01)
Patent
CA 2030022
ABSTRACT OF THE DISCLOSURE A system (30) draws antialiased polygons. A CPU (32) is connected to a floating point processor (FPU) (34) by bus (36). The CPU (32) is connected by a 32-bit system bus (38) to a random access memory (RAM) (40), a cache (42) and an interface (44) in graphics subsystem (45). The interface (44) is connected by bus (46) to graphics processor (48). The graphics processor (48) is connected by 120-bit graphics bus (50) to frame buffer (52). The frame buffer (52) is connected to a video digital to analog converter (DAC) (54) by bus (56). The DAC (54) is connected to video display (58) by line (60). The graphics processor (48) use a technique known as super- sampling to combat the effects of aliasing. In aliased mode, the graphics processor (48) use 16 array sites to sample 16 pixels (72). When drawing a polygon or line in antialiased mode, the graphics processor (48) uses the 16 cites to sample at 16 locations (120) within a single pixel (72). The antialiasing is done by determining what proportion of the locations (120) within each pixel (72) are within the polygon and setting a color of each pixel (72) on the basic of the proportion. A-51575/TOH/WEH
Digital Equipment Corporation
Kelleher Brian M.
Smart & Biggar
LandOfFree
System and method for drawing antialiased polygons does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for drawing antialiased polygons, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for drawing antialiased polygons will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1364145