H - Electricity – 03 – L
Patent
H - Electricity
03
L
H03L 7/087 (2006.01) H04L 7/033 (2006.01)
Patent
CA 2365608
A method and apparatus is disclosed that receives a multi-channel digital serial encoded signal and converting it into a synchronized set of binary characters. A charge pump phase-locked loop receives a transmitted reference clock and derives a multi-phase clock from the reference clock. The multi-phase clock is used to control a plurality of multi-bit block assembly circuits. Each assembly circuit receives one channel of the digital signal and produces a multi-bit block or character. The multi-bit block assembly circuit includes an oversampler, a digital phase- locked loop and a byte synchronizer. The oversampler oversamples the received digital signal under control of the multi-phase clock and produces a sequence of oversampled binary data. The digital phase-locked loop receives the oversampled data and selects samples from it depending on the skew characteristics of the sample. The byte synchronizer assembles a sequence of selected bits into a bit block, or character. An interchannel synchronizer receives as input the characters produced by each of the multi-bit block assembly circuits, and selectively delays output of the received characters in order to synchronize the characters of each channel with one another.
Jeong Deog-Kyoon
Lee Kyeongho
Silicon Image Inc.
Sim & Mcburney
LandOfFree
System and method for high-speed skew-insensitive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for high-speed skew-insensitive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for high-speed skew-insensitive... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1706399