System and method to reduce dynamic ram power consumption...

Details System and method to reduce dynamic ram power consumption... System and method to reduce dynamic ram power consumption...

G - Physics

11

C

G11C 11/406 (2006.01)

Patent

CA 2693811

A DRAM or SDRAM component maintains an indicator that indicates whether or not an independently refreshable memory unit of a DRAM array, such as a row, contains valid data. When a refresh operation is directed to the associated memory, the refresh operation is suppressed if the memory does not contain valid data. Significant power savings may be realized by suppressing refresh operations directed to invalid data.

L'invention concerne un composant DRAM ou SDRAM qui maintient un indicateur qui indique si une unité de mémoire pouvant être rafraîchie indépendamment d'un réseau de DRAM, telle qu'une ligne, contient ou non des données valides. Lorsqu'une opération de rafraîchissement est menée sur la mémoire associée, l'opération de rafraîchissement est supprimée si la mémoire ne contient pas de données valides. Des économies significatives en termes d'énergie peuvent être obtenues en supprimant les opérations de rafraîchissement menées sur les données invalides.

Affiliated with

Also associated with

Rating

System and method to reduce dynamic ram power consumption... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method to reduce dynamic ram power consumption..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to reduce dynamic ram power consumption... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1378899