System clock speed controller

Details System clock speed controller System clock speed controller

G - Physics

06

F

G06F 1/08 (2006.01) G06F 1/32 (2006.01)

Patent

CA 2092172

2092172 9209028 PCTABS00013 In a portable computer the BIOS software slows the system clock frequency during idle periods. The BIOS software returns the system to its normal operating frequency when an awaited event such as a keystroke occurs. In the event of an interrupt while the system clock is at the lower frequency, a hardware clock control circuit responds to the interrupt to promptly increase the system clock frequency to the normal value. By decoding the old frequency, new frequency and the several available frequencies, the change in frequency is timed to maintain proper phase and duty cycle without interruption.

Affiliated with

Also associated with

Rating

System clock speed controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System clock speed controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System clock speed controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1706511