System for, and method of, minimizing noise in an integrated...

H - Electricity – 03 – K

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H03K 19/00 (2006.01) H01L 23/58 (2006.01) H01L 23/60 (2006.01) H03K 17/16 (2006.01) H03K 19/003 (2006.01) H03K 19/0175 (2006.01) H04B 15/00 (2006.01) H04B 15/02 (2006.01)

Patent

CA 2162312

The noise from the effects of currents through distributed capacitances between electrical circuitry on an integrated circuit chip and the chip substrate is minimized, especially for analog circuitry mixed on the chip with digital circuitry. The invention separates a plurality of bits in each digital word into a plurality (e.g. 2) of segments. A first register off the chip latches the first bits in each word with a first clock signal. A second register off the chip latches the second bits in each word with a second clock signal delayed from the first clock signal. The first register bits are latched on the chip with the first clock signal by a third register. The delayed second register bits are latched on the chip by a fourth register with the second clock signal or with a delayed first clock signal having the same delay as the second clock signal. Substrate ties for the third and fourth registers may be connected to at least one, preferably a plurality, of bonding pads on the chip. The bits from the third and fourth registers may be combined on the chip into a single word. Alternatively, the bits from the third register may be delayed on the chip by the delay of the second clock signal and combined with the bits from the fourth register. In another alternative, the combined signals may be re-registered on the chip in a fifth register in accordance with a clock signal having the delay of the second clock signal.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

System for, and method of, minimizing noise in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for, and method of, minimizing noise in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for, and method of, minimizing noise in an integrated... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1995826

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.