Technique for implementing byte-wide uart transfers on a...

Details Technique for implementing byte-wide uart transfers on a... Technique for implementing byte-wide uart transfers on a...

G - Physics

06

F

354/105, 354/235

G06F 13/38 (2006.01) G06F 13/40 (2006.01) H03M 9/00 (2006.01)

Patent

CA 1323706

ABSTRACT TECHNIQUE FOR IMPLEMENTING BYTE-WIDE UART TRANSFERS ON A 16-BIT DATA BUS A technique for transferring byte-wide serial data from a UART to a word-wide parallel data bus and vice versa is provided. Input control signals are established for the UART to specify the type of transfer to be implemented: odd byte, even byte or word. When a single byte is being sent from a CPU to a UART FIFO for serial transmission, then the predetermined storage location within the UART depends upon the address and the number of bytes being sent, not upon the byte's position on the data bus as is conventional. Similarly, when a serially received byte is to be transferred from a UART FIFO to the CPU, the next byte available is transferred to the data bus regardless of the position on the bus that it will occupy; in other words, regardless of whether it will be in the high byte or low byte position.

611190

Affiliated with

Also associated with

Rating

Technique for implementing byte-wide uart transfers on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for implementing byte-wide uart transfers on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for implementing byte-wide uart transfers on a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1333108