Tiled prefetched and cached depth buffer

Details Tiled prefetched and cached depth buffer Tiled prefetched and cached depth buffer

G - Physics

06

T

G06T 1/20 (2006.01) G06T 15/00 (2011.01)

Patent

CA 2601452

A 3D graphics pipeline includes a prefetch mechanism that feeds a cache of depth tiles. The prefetch mechanism may be predictive, using triangle geometry information from previous pipeline stages to pre-charge the cache, thereby allowing for an increase in memory bandwidth efficiency. A z-value compression technique may be optionally utilized to allow for a further reduction in power consumption and memory bandwidth.

L'invention concerne une chaîne de transformations graphiques en 3D comprenant un mécanisme de prélecture qui alimente une mémoire cache de mosaïques de profondeur. Ce mécanisme de prélecture peut être prédictif et utiliser des informations géométriques triangulaires d'étages précédents de la chaîne de transformations pour pré-charger la mémoire cache, ce qui permet d'augmenter le rendement de la largeur de bande de la mémoire. Une technique de compression de valeur z peut éventuellement être utilisée pour permettre une réduction supplémentaire dans la consommation d'énergie et la largeur de bande de la mémoire.

Affiliated with

Also associated with

Rating

Tiled prefetched and cached depth buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tiled prefetched and cached depth buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tiled prefetched and cached depth buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1397665