H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 7/04 (2006.01) H04J 3/06 (2006.01) H04L 1/22 (2006.01) H04L 12/24 (2006.01)
Patent
CA 2287588
A system and method for preventing time-walking in a digital switching network when switching from a first clock to a second clock. The first and second clock can be identical in frequency and independent in phase, where the highest resolution frequency available is that of said first and second clock. The system can include a clock divider selection circuit, an enhanced digital phase aligner, and a clock select control circuit. The clock divider selection circuit can output an on-line divided clock and an off-line clock to the enhanced digital phase aligner. The enhanced digital phase aligner can sample the on-line divided clock with four phases of the off-line clock and output an off-line divided clock which is time shifted such that the off-line divided clock is in phase with the on-line divided clock within plus or minus one-half the clock period of the off-line clock. The clock select control circuit can receive the on-line divided clock from the clock divider selection circuit, the off-line divided clock from the enhanced digital phase aligner and a smoothed clock. When a request is made to switch between clock one and clock two, the clock select control circuit can evaluate the on-line divided clock and the off-line divided clock with the smoothed clock and output a clock select control signal to the clock divider selection circuit based on this comparison.
Alcatel
Robic
LandOfFree
Time-walking prevention in a digital switching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time-walking prevention in a digital switching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-walking prevention in a digital switching... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1971623